61208

Exploring PROGRAMMABLE ICs

Clement S. Pepper



PROMPT® PUBLICATIONS

Contents

Preface xiii
About the Author xvii

1 What We Need To Get Started 1
Introduction 2
Some Construction and Use Tips 16

2 The Analog Devices AD588 "DACPORT" 17
Introduction 18
References 23

3 The TR1602/AY-5-1013 UART 25
Introduction 26
Asynchronous Data Transfer With the TR1602/AY-5-1013 33
TR1602/AY-5-1013 Operation 35
Bench-Top Setup and Operation 44

4 The SY6522/SY6522A VIA 49
Introduction 50
Theory of Operation 51
The 6522 Registers 58
Port A and B Registers 61
Handshake Control of Data Transfers 66
Read Handshake 66
Write Handshake 66
Latch and Counter Registers 67
Timer/Counter 1 Functions 68
Timer 1 One-Shot Mode 69
Timer 1 Free-Run Mode 71
Timer/Counter 2 Functions 72
Timer 2 One-Shot Mode 72
Timer 2 Pulse-Counting Mode 74
Shift Register Operation 74
Mode 001 74
Mode 010 76
Mode 011 76
Mode 100 78
Mode 101 78

Mode 110 78
Mode 111 78
Interrupt Operation 79
Bench-Top Operation of the 6522 84

5 The R6520/ MC6820/MC6821 PIA 97
Introduction 98
Theory of Operation 100
PIA to MPU Interface Signals 102
The Bidirectional Data Bus (D0-D7) 104
Enable (E) 104
Read/Write (R/ /W) 104
RESET (Active Low) 104
Chip Selects (CS0, CS1, /CS2) 105
Register Selects (RS0, RS1) 108
Interrupt Request (/IRQA, /IRQB) 108
PIA Peripheral Interface Lines 108
Port A Peripheral Data (PA0-PA7) 109
Port B Peripheral Data (PB0-PB7) 109
Interrupt Input (CA1 and CB1) 109
Peripheral Control (CA2) 110
Peripheral Control (CB2) 110
Internal Controls 110
Initialization 110
Port A-B Hardware Characteristics 110
Control Registers CRA and CRB 111
Data Direction Access Control Bit, CRA-2 and CRB-2 111
Interrupt Flags, CRA-6, CRA-7, CRB-6, CRB-7 112
Control of CA2 and CB2 Peripheral Control Lines CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, CRB-5 112
Control of CA1 and CB1 Interrupt Lines CRA-0, CRB-0, CRA-1, CRB-1 112
Bench-Top Operation of the 6520/6820/6821 112

6 The INS8250, INS8250-B, NS16450, INS8250A, NS16C450, and INS82C50A UARTs 123
Introduction 124
UART Pin Descriptions 139
UART Registers 143
Line Control Register 144
Programmable Baud Generator 145
Line Status Register 146
Interrupt Identification Register 147
Interrupt Enable Register 148
Modem Control Register 149
Modem Status Register 150

Manufacturing Summary 151
INS8250 and INS8250-B Functional Considerations 152
INS8250A and NS16450 Functional Considerations 153
INS8250A and NS16450 Timing Considerations 153
Software Compatibility 154
Using the INS8250A, NS16450, INS82C50A, and NS16C450 With Edge-Triggered ICUs 154
Creating an Interrupt Edge Via Software 158
Creating an Interrupt Edge in Hardware 160
Bench-Top Operation of the INS8250-B/NS16450 UART 160

7 The NS16550/NS16550A/NS16550AF UART With FIFOs 169
Introduction 170
UART Pin Descriptions 189
UART Registers 193
Line Control Register 193
Programmable Baud Generator 195
Line Status Register 195
The FIFO Control Register (Write Only) 197
Interrupt Identification Register 198
Interrupt Enable Register 199
Modem Control Register 199
Modem Status Register 200
Scratchpad Register 201
FIFO Interrupt Mode Operation 202
FIFO Polled Mode Operation 203
NS16550/A/AF and NS16550 Functional and Timing Considerations 204
Bench-Top Operation of the NS16550A/AF UART 204

8 The 8251/8251A USART 221
Introduction 222
USART Pin Descriptions 239
Read/Write Control Logic 239
Modem Control 240
Transmit Buffer 240
Receive Buffer 241
Operating the 8251/8251A USART 243
Operational Start-Up Requirements 243
USART Programming 243
Mode Instruction 244
Command Instruction 244
Mode Instruction Definition 244
Asynchronous Transmission 245
Asynchronous Receive 245

Synchronous Transmission 246
Synchronous Receive 246
Command Instruction Format 247
Status Read Format 248
Parity Error 248
Overrun Error 248
Framing Error 248
Bench-Top Operation of the 8251/8251A USART 249

9 The 8253/8253-5 Programmable Interval Timer 261
Introduction 262
The 8253 System Interface 262
Functional Description 263
Data Bus Buffer 265
Read/Write Logic 265
Read (/RD) 265
Write (/WR) 266
Addressing (A0, A1) 266
Chip Select (/CS) 266
The Control Word Register 266
Counter #0, Counter #1, and Counter #2 266
8253 Operational Description 267
Programming the 8253 268
SC - Select Counter 269
RL - Read/Load 269
Mode Definition 269
Mode 0: Interrupt on Terminal Count 269
Mode 1: Programmable One-Shot 272
Mode 2: Rate Generator 272
Mode 3: Square-Wave Generator 272
Mode 4: Software-Triggered Strobe 273
Mode 5: Hardware-Triggered Strobe 273
The 8253 Read/Write Procedure 273
Write Operations 273
Read Operations 275
Reading While Counting 276
Mode Register for Latching Count 279
8253 Timing and AC Characteristics 279
Bench-Top Operation of the 8253/8253-5 Programmable Interval Timer 279

10 The 8254/8254-2 Programmable Interval Timer 291
Introduction 292
The 8254 System Interface 292
Functional Description 293

Data Bus Buffer 293
Read/Write Logic 295
Read (/RD) 295
Write (/WR) 295
Addressing (A0,A1) 296
Chip Select (/CS) 296
The Control Word Register 296
Counter #0, Counter #1, and Counter #2 296
8254 Operational Description 298
Programming the 8254 299
SC - Select Counter 299
RW - Read/Write 300
Write Operations 300
Read Operations 302
Counter Latch Command 302
Read-Back Command 304
Mode Definitions 307
Mode 0: Interrupt on Terminal Count 308
Mode 1: Programmable One-Shot 310
Mode 2: Rate Generator 310
Mode 3: Square-Wave Generator 312
Mode 4: Software-Triggered Strobe 317
Mode 5: Hardware-Triggered Strobe (Retriggerable) 320
Gate 322
Counter 322
8254 Timing and AC Characteristics 325
Bench-Top Operation of the 8254/8254-2 Programmable Interval Timer 325

Index 335

$34.95 61208

Are you an electronics hobbyist who enjoys working with cutting-edge components? Or are you a technician wanting to learn more about advanced electronics to further your career? Either way, this book is for you! Programmable integrated circuits (ICs) are an essential part of computers and microprocessors. The problem, of course, is that the devices are designed for operation under program control.

But no longer. With *Exploring Programmable ICs*, you'll learn how to bypass this software constraint and operate ICs directly with hardware circuitry on your bench top. In this comprehensive book you'll find—in practical, well-explained detail—complete operating setups for a variety of programmable devices ranging from D-A converters to interval timers, universal asynchronous receiver/transmitters (UARTs), peripheral interface adapters (PIAs), and more. *Exploring Programmable ICs* boasts more than 350 pages packed with:

- State-of-the-art circuit schematics
- Truth tables and performance data
- Explanation of timing requirements

Yet this is more than just a collection of schematics; this is the electronics hobbyist's and technician's dream. Clement S. Pepper's teaching acumen and industry expertise illuminate these challenging tasks for project builders and experimenters. Pepper keeps the highbrow theories and mathematical formulas to a minimum, focusing instead on practical testing strategies for the real world.

About the Author: Clement S. Pepper has more than 30 years of experience in electronics R&D, working as an electrical drafter, a design engineer, and in other capacities before becoming the manager of engineering and manufacturing for Intelcom Rad Tech. He holds a bachelor's degree in physics with a concentration in electronics from San Diego State University. Over the years, Pepper has written numerous articles for hobby electronics and computer magazines, and he has authored three books, including *The Digital IC Gallery* from PROMPT®.

PROMPT® PUBLICATIONS
SAMS Technical Publishing
Indianapolis, IN 46234-4149
800.428.SAMS
www.samswebsite.com

ISBN 0-7906-1208-9
53495
9 780790 612089